
N-Channel 20-V (D-S) MOSFET

These miniature surface mount MOSFETs utilize a high cell density trench process to provide low $r_{DS(on)}$ and to ensure minimal power loss and heat dissipation. Typical applications are DC-DC converters and power management in portable and battery-powered products such as computers, printers, PCMCIA cards, cellular and cordless telephones.

•	Low r _{DS(on)} provides higher efficiency and
	extends battery life

- Low thermal impedance copper leadframe SOT-23 saves board space
- Fast switching speed
- High performance trench technology

PRODUCT SUMMAR				
V _{DS} (V)	$r_{DS}(\Omega)$	$I_{D}(A)$		
20	$0.076 @ V_{GS} = 4.5V$	3.4		
	$6.103 @ V_{GS} = 2.5V$	2.9		



ABSOLUTE MAXIMUM RATINGS (T _A = 25 °C UNLESS OTHERWISE NOTED)					
Parameter		Symbol	Maximum	Units	
Drain-Source Voltage			20	V	
Gate-Source Voltage			±8	V	
Continuous Drain Current ^a	$T_A=25^{\circ}C$	Τ_	3.4		
Continuous Drain Current	$T_A=25^{\circ}C$ $T_A=70^{\circ}C$	ъ	2.2	A	
Pulsed Drain Current ^b			10		
Continuous Source Current (Diode Conduction) ^a		I_S	1.6	Α	
D a	$T_A=25^{\circ}C$	D	1.25	W	
Power Dissipation ^a	$T_A=25^{\circ}C$ $T_A=70^{\circ}C$	rD	0.8	VV	
Operating Junction and Storage Temperature Range		T _J , T _{stg}	-55 to 150	°C	

THERMAL RESISTANCE RATINGS					
Parameter		Symbol	Maximum	Units	
Manimum Innation to Ambient ^a	$t \le 5 \sec$	R _{THJA}	100	°C/W	
Maximum Junction-to-Ambient ^a	Steady-State		166		

1

Notes

- a. Surface Mounted on 1" x 1" FR4 Board.
- b. Pulse width limited by maximum junction temperature

(-7		LESS OTHERWISE NOT	Limits				
Parame te r	Symbol	Test Conditions	Min	Тур	Max Unit		
Static			141111	тур	IVIAA		
Gate-Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_D = 250 \text{ uA}$	0.7	0.8	1.2	V	
Gate-Body Leakage	Igss	$V_{DS} = 0 \text{ V}, V_{GS} = 8 \text{ V}$			100	nA	
	_	$V_{DS} = 16 \text{ V}, V_{GS} = 0 \text{ V}$			1		
Zero Gate Voltage Drain Current	Idss	$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55^{\circ}\text{C}$			10	uA	
On-State Drain Current ^A	I _{D(on)}	$V_{DS} = 5 \text{ V}, V_{GS} = 4.5 \text{ V}$	7			A	
D : G . O D : A		$V_{GS} = 4.5 \text{ V}, I_D = 3.4 \text{ A}$			0.076	Ω	
Drain-Source On-Resistance ^A	TDS(on)	$V_{GS} = 2.5 \text{ V}, I_{D} = 2.9 \text{ A}$			0.103		
Forward Tranconductance ^A	gs	$V_{DS} = 5 \text{ V}, I_D = 1.5 \text{ A}$		7		S	
Diode Forward Voltage	V _{SD}	$I_S = 1.6 \text{ A}, V_{GS} = 0 \text{ V}$		0.70		V	
Dynamic ^b							
Total Gate Charge	Qg	V 10 V/ V 4 5 V/		3.5		nC	
Gate-Source Charge	Qgs	$V_{DS} = 10 \text{ V}, V_{GS} = 4.5 \text{ V},$ $I_{D} = 3.4 \text{ A}$		0.55			
Gate-Drain Charge	Qgd	ID – 3.4 A		0.95			
Input Capacitance	Ciss	V15 V V0 V		815			
Output Capacitance	Coss	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1 MHz		175		pF	
Reverse Transfer Capacitance	Crss	1 – 11/1112		106			
Turn-On Delay Time	t _{d(on)}			5			
Rise Time	tr	$V_{DD} = 10 \text{ V}, R_L = 6 \Omega, R_G = 6 \Omega,$		8			
Turn-Off Delay Time	t _{d(off)}	$V_{GEN} = 4.5 \text{ V}$		11		ns	
Fall-Time	tf			3			

Notes

- a. Pulse test: $PW \le 300us duty cycle \le 2\%$.
- b. Guaranteed by design, not subject to production testing.

Analog Power (APL) reserves the right to make changes without further notice to any products herein. APL makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does APL assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in APL data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. APL does not convey any license under its patent rights nor the rights of others. APL products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the APL product could create a situation where personal injury or death may occur. Should Buyer purchase or use APL products for any such unintended or unauthorized application, Buyer shall indemnify and hold APL and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that APL was negligent regarding the design or manufacture of the part. APL is an Equal Opportunity/Affirmative Action Employer.

Typical Electrical Characteristics




Figure 1. On-Region Characteristics.




Figure 3. On-Resistance Variation with Temperature.




Figure 5. Transfer Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

f = 1MHz


Typical Electrical Characteristics


500



V_{OS} = 0 V

Figure 7. Gate Charge Characteristics.








Figure 9. Maximum Safe Operating Area.

Figure 10. Single Pulse Maximum Power Dissipation.

Normalized Thermal Transient Impedance, Junction to Ambient





Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1b. Transient themal response will change depending on the circuit board design.

Package Information



7774	MIL	LIMETE	RS	
DIM,	MIN	NDM	MAX	
Α	0.935	0.95	1.10	
A1	0.01		0.10	
A2	0.85	0.90	0.925	
Ь	0.30	0.40	0.50	
С	0.10	0.15	0,25	
D	2.70	2.90	3.10	
Ε	2.60	2.80	3.00	
E1	1.40	1.60	1.80	
6	0.95 BSC			
el	1.90 BSC			
L	0.30	0.40	0.60	
L1	0.60REF			
LZ	0,25BSC			
R	0.10			
θ	Q+	4*	8,	
01	7"N□M			

