
P-Channel 20-V (D-S) MOSFET

These miniature surface mount MOSFETs utilize a high cell density trench process to provide low $r_{DS(on)}$ and to ensure minimal power loss and heat dissipation. Typical applications are DC-DC converters and power management in portable and battery-powered products such as computers, printers, PCMCIA cards, cellular and cordless telephones.

PRODUCTSUMMARY				
$V_{DS}(V)$	$r_{DS(on)}m(OHM)$	$\mathbf{I}_{\mathbf{D}}(\mathbf{A})$		
	65 @ V _{CS} =-4.5V	-4.5		
-20	$100 @ V_{CS} = -2.5V$	-4.2		
	150 @ V _{CS} =-1.8V	-3.1		

- Low r_{DS(on)} provides higher efficiency and extends battery life
- Low thermal impedance copper leadframe TSOP-6 saves board space
- Fast switching speed
- High performance trench technology





ABSOLUTE MAXIMUM RATINGS (T _A = 25 °C UNLESS OTHERWISE NOTED)						
Parameter		Symbol	Maximum	Units		
Drain-Source Voltage			-20	V		
Gate-Source Voltage			±12	V		
Continuous Drain Current ^a	$T_A=25^{\circ}C$	l _T	-4.5			
Continuous Drain Current	$T_A=25^{\circ}C$ $T_A=70^{\circ}C$	1D	-3.6	A		
· · · · · · · · · · · · · · · · · · ·		I_{DM}	±20			
Continuous Source Current (Diode Conduction) ^a		I_S	-1.7	A		
De la Divisió da	$T_A=25^{\circ}C$.D_	2.0	W		
Power Dissipation ^a	$T_A=25^{\circ}C$ $T_A=70^{\circ}C$	1 D	1.3	**		
Operating Junction and Storage Temperature Range	· ·	T_J, T_{stg}	-55 to 150	°C		

THERMAL RESISTANCE RATINGS						
Parameter	Symbol	Maximum	Units			
M		D	62.5	°C/W		
Maximum Junction-to-Ambient ^a	t <= 5 sec	$R_{?JA}$	110	°C/W		

1

Notes


- a. Surface Mounted on 1" x 1" FR4 Board.
- b. Pulse width limited by maximum junction temperature

Parameter	Crombal	Test Conditions	Limits			TT .*4	
Parameter	Symbol	Symbol Test Conditions		Тур	Max	Unit	
Static							
Gate-Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_{D} = -250 \text{ uA}$	-0.7				
Gate-Body Leakage	I_{GSS}	$V_{DS} = 0 \ V, \ V_{GS} = \pm 12 \ V$			±100	nA	
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = -16 \text{ V}, V_{GS} = 0 \text{ V}$			-1	uA	
Zero Gate Voltage Drain Current	±D22	$V_{DS} = -16 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55^{\circ}\text{C}$			-5		
On-State Drain Current ^A	$I_{D(on)}$	$V_{DS} = -4.5 \text{ V}, V_{GS} = -4.5 \text{ V}$	-15			A	
		$V_{GS} = -4.5 \text{ V}, I_{D} = -4.5 \text{A}$			65		
Drain-Source On-Resistance ^A	$r_{DS(on)}$	$V_{GS} = -2.5 \text{ V}, I_D = -3.8 \text{ A}$			100	mOHM	
		$V_{GS} = -1.8 \text{ V}, I_D = -3.1 \text{ A}$			150		
Forward Tranconductance ^A	g_{fs}	$V_{DS} = -10 \text{ V}, I_{D} = -4.5 \text{ A}$		11		S	
Diode Forward Voltage	V_{SD}	$I_S = 1.7 \text{ A}, V_{GS} = 0 \text{ V}$		-0.8		V	
Dynamic ^b							
Total Gate Charge	Q_{g}	$V_{DS} = -10 \text{ V}, V_{GS} = -4.5 \text{ V},$		8.0			
Gate-Source Charge	Q_{gs}	$I_{DS} = -4.5 \text{ A}$		1.8		nC	
Gate-Drain Charge	Q_{gd}	I _D = -4.5 A		1.9			
Turn-On Delay Time	t _{d(on)}			22			
Rise Time	$t_{\rm r}$	$V_{DD} = -10 \text{ V}, R_L = 6 \text{ O}, ID = -1 \text{ A},$		35		nS	
Turn-Off Delay Time	$t_{d(off)}$	VGEN = -4.5 V		45		116	
Fall-Time	$t_{ m f}$			25			

Notes

- a. Pulse test: PW <= 300us duty cycle <= 2%.
- b. Guaranteed by design, not subject to production testing.

Analog Power (APL) reserves the right to make changes without further notice to any products herein. APL makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does APL assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in APL data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. APL does not convey any license under its patent rights nor the rights of others. APL products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the APL product could create a situation where personal injury or death may occur. Should Buyer purchase or use APL products for any such unintended or unauthorized application, Buyer shall indemnify and hold APL and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that APL was negligent regarding the design or manufacture of the part. APL is an Equal Opportunity/Affirmative Action Employer.



Typical Electrical Characteristics





Figure 7. Source-Drain Diode Forward Voltage

Figure 8. On-Resistance with Gate to Source Voltage






Figure 9. Vth Gate to Source Voltage Vs Temperature

Figure 10. Single Pulse Maximum Power Dissipation







Figure 11. Transient Thermal Response Curve

Package Information

TSOP-6: 6LEAD







	MILLIMETERS			INCHES		
Dim	Min	Nom	Max	Min	Nom	Max
Α	0.91	_	1.10	0.036	-	0.043
A ₁	0.01	-	0.10	0.0004	-	0.004
A ₂	0.84	-	1.00	0.033	0.038	0.039
b	0.30	0.32	0.45	0.012	0.013	0.018
С	0.10	0.15	0.20	0.004	0.006	0.008
D	2.95	3.05	3.10	0.116	0.120	0.122
Е	2.70	2.85	2.98	0.106	0.112	0.117
E ₁	1.55	1.65	1.70	0.061	0.065	0.067
е	1.00 BSC			0.0394 BSC		
L	0.35	-	0.50	0.014 - 0.02		0.020
L ₁	0.60 Ref			0.024 Ref		
L_2	0.25 BSC			0.010 BSC		
R	0.10	-	-	0.004	-	-
θ	0°	4°	8°	0°	4°	8°
θ_1		7° Nom		7° Nom		