N-Channel 150-V (D-S) MOSFET

Key Features:

- Low r_{DS(on)} trench technology
- · Low thermal impedance
- · Fast switching speed


Typica	al App	lications:
---------------	--------	------------

- PoE PSE and PD Circuits
- LED Inverter Circuits
- 48V-Input DC/DC Conversion Circuits

PRODUCT SUMMARY				
V _{DS} (V)	$r_{DS(on)}(m\Omega)$	I⊳(A)		
150	80 @ V _{GS} = 10V	22		
	90 @ V _{GS} = 5.5V	20		







ABSOLUTE MAXIMUM RATINGS ($T_A = 25^{\circ}$ C UNLESS OTHERWISE NOTED)				
Parameter		Symbol	Limit	Units
Drain-Source Voltage		V_{DS}	150	V
Gate-Source Voltage		V_{GS}	±20]
Continuous Drain Current a	T _C =25°C	I_D	22 A	
Pulsed Drain Current ^b		I _{DM}	120	
Continuous Source Current (Diode Conduction) a			30	Α
Power Dissipation ^a	T _C =25°C	P_{D}	50	W
Operating Junction and Storage Temperature Range		T_J, T_{stg}	-55 to 175	°C

THERMAL RESISTANCE RATINGS				
Parameter	Symbol	Maximum	Units	
Maximum Junction-to-Ambient ^a	$R_{\theta JA}$	40	°C/W	
Maximum Junction-to-Case	$R_{\theta JC}$	3	C/VV	

1

Notes

- a. Surface Mounted on 1" x 1" FR4 Board.
- b. Pulse width limited by maximum junction temperature

Electrical Characteristics


Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
	Static					
Gate-Source Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}$, $I_D = 250 \text{ uA}$	1			V
Gate-Body Leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			±100	nA
Zero Gate Voltage Drain Current	1	$V_{DS} = 120 \text{ V}, V_{GS} = 0 \text{ V}$			1	uA
	I _{DSS}	$V_{DS} = 120 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55^{\circ}\text{C}$			10	
On-State Drain Current ^a	I _{D(on)}	$V_{DS} = 5 \text{ V}, V_{GS} = 10 \text{ V}$	30			Α
Drain-Source On-Resistance ^a	r	$V_{GS} = 10 \text{ V}, I_{D} = 5 \text{ A}$			80	mΩ
	r _{DS(on)}	$V_{GS} = 5.5 \text{ V}, I_D = 4 \text{ A}$			90	
Forward Transconductance ^a	g _{fs}	$V_{DS} = 15 \text{ V}, I_{D} = 5 \text{ A}$		11		S
Diode Forward Voltage ^a	V_{SD}	$I_{S} = 15 \text{ A}, V_{GS} = 0 \text{ V}$		0.91		V
Dynamic ^b						
Total Gate Charge	Q_g	$V_{DS} = 75 \text{ V}, V_{GS} = 5.5 \text{ V},$		25		
Gate-Source Charge	Q_{gs}	$V_{DS} = 75 \text{ V}, V_{GS} = 5.5 \text{ V},$ $I_{D} = 5 \text{ A}$		8.1		nC
Gate-Drain Charge	Q_{gd}			10.5		
Turn-On Delay Time	t _{d(on)}	$V_{DS} = 75 \text{ V}, R_{L} = 15 \Omega,$ $I_{D} = 5 \text{ A},$ $V_{GEN} = 10 \text{ V}, R_{GEN} = 6 \Omega$		12		ns
Rise Time	t _r			16		
Turn-Off Delay Time	t _{d(off)}			69		
Fall Time	t _f			25		
Input Capacitance	C _{iss}			1952		
Output Capacitance	C _{oss}	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ Mhz}$		177		pF
Reverse Transfer Capacitance	C_{rss}		·	87		

Notes


- a. Pulse test: PW <= 300us duty cycle <= 2%.
- Guaranteed by design, not subject to production testing.

Analog Power (APL) reserves the right to make changes without further notice to any products herein. APL makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does APL assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in APL data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. APL does not convey any license under its patent rights nor the rights of others. APL products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the APL product could create a situation where personal injury or death may occur. Should Buyer purchase or use APL products for any such unintended or unauthorized application, Buyer shall indemnify and hold APL and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that APL was negligent regarding the design or manufacture of the part. APL is an Equal Opportunity/Affirmative Action Employer.


Typical Electrical Characteristics




1. On-Resistance vs. Drain Current




3. On-Resistance vs. Gate-to-Source Voltage






2. Transfer Characteristics





4. Drain-to-Source Forward Voltage




6. Capacitance


Typical Electrical Characteristics














9. Safe Operating Area


10. Single Pulse Maximum Power Dissipation



Package Information







SYMBOL MIN NOM E 6.40 6.60 L 1.40 1.52 L1 2.743 RE L2 0.508 BS	C
L 1.40 1.52 L1 2.743 RE	1.77 EF C
L1 2.743 RE	EF C
	C
12 0.508 RS	
L3 0.89	1.27
L4 0.64	1.01
L5	
D 6.00 6.10	6,223
H 9.40 10.00	10.40
b 0.64 0.76	0,88
b2 0.77 0.84	1.14
b3 5.21 5.34	5.46
e 2.286 BS	
A 2.20 2.30	2,38
A1 0	0.127
c 0.45 0.50	0.60
<2 0.45 0.50	0.58
D1 5,30	
E1 4.40	
θ 0°	10°

Note:

- 1. All Dimension Are In mm.
- 2. Package Body Sizes Exclude Mold Flash, Protrusion Or Gate Burrs. Mold Flash, Protrusion Or Gate Burrs Shall Not Exceed 0.10 mm Per Side.
- 3. Package Body Sizes Determined At The Outermost Extremes Of The Plastic Body Exclusive Of Mold Flash, Gate Burrs And Interlead Flash, But Including Any Mismatch Between The Top And Bottom Of The Plastic Body.