
### N-Channel 30-V (D-S) MOSFET


These miniature surface mount MOSFETs utilize a high cell density trench process to provide low  $r_{DS(on)}$  and to ensure minimal power loss and heat dissipation. Typical applications are DC-DC converters and power management in portable and battery-powered products such as computers, printers, PCMCIA cards, cellular and cordless telephones.

•	Low $r_{DS(on)}$ provides higher efficiency and
	extends battery life

- Low thermal impedance copper leadframe SOT-23 saves board space
- Fast switching speed
- High performance trench technology







\ <del></del> /
ESD Protected
2000V

ABSOLUTE MAXIMUM RATINGS (T <sub>A</sub> = 25 °C UNLESS OTHERWISE NOTED)					
Parameter			Limit	Units	
Drain-Source Voltage			30	V	
Gate-Source Voltage			±20	V	
Continuous Drain Current <sup>a</sup>	$T_A=25^{\circ}C$		5.2	A	
Continuous Drain Current	$T_A=25^{\circ}C$ $T_A=70^{\circ}C$	П	4.1		
Pulsed Drain Current <sup>b</sup>			30		
Continuous Source Current (Diode Conduction) <sup>a</sup>	$I_S$	1.6	Α		
D	$T_A=25^{\circ}C$	$\Big _{\mathbf{D}_{-}}$	1.3	w	
Power Dissipation <sup>a</sup>	$T_A=25^{\circ}C$ $T_A=70^{\circ}C$	Гр	0.8	VV	
Operating Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>stg</sub>	-55 to 150	°C	

THERMAL RESISTANCE RATINGS					
Parameter	Symbol	Maximum	Units		
a	t <= 5 sec	D	100	°C/W	
Maximum Junction-to-Ambient <sup>a</sup>	Steady-State	$R_{ heta JA}$	166	°C/W	

1

#### Notes

- a. Surface Mounted on 1" x 1" FR4 Board.
- b. Pulse width limited by maximum junction temperature

D4	Control Trad Constitution		Limits			T L . 4	
Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit	
Static							
Gate-Threshold Voltage	VGS(th)	$V_{DS}=V_{GS}$ , $I_D=250$ uA	1			V	
Cate-Body Leakage	Igss	$V_{DS} = 0 V, V_{GS} = 8 V$			±100	nA	
Zero Gate Voltage Drain Current	Ipss	$V_{DS}=24V$ , $V_{GS}=0V$			1	η, Δ	
Zelo Cate Wilage Dalii Cullent	1088	$V_{DS} = 24 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55^{\circ}\text{C}$			25	uA	
On-State Drain Current <sup>A</sup>	I <sub>D</sub> (on)	$V_{DS} = 5 \text{ V}, V_{GS} = 10 \text{ V}$	20			Α	
Dia a Di A		$V_{GS} = 10 \text{ V}, I_D = 5.2 \text{ A}$			32	mΩ	
Drain-Source On-Resistance <sup>A</sup>	IDS(on)	$V_{GS} = 4.5 \text{ V}, I_D = 4.5 \text{ A}$			44		
Forward Tranconductance <sup>A</sup>	gs	$V_{DS} = 15 \text{ V}, I_D = 5.2 \text{ A}$		40		S	
Diode Forward Voltage	V <sub>SD</sub>	$I_S = 2.3 A, V_{GS} = 0 V$		0.7		V	
Dynamic <sup>b</sup>							
Total Gate Charge	Qg	$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V},$		4.0			
Gate-Source Charge	Qgs	$I_{D} = 5.2 \text{A}$		1.1		пC	
Gate-Drain Charge	Qgd			1.4			
Turn-On Delay Time	td(on)			16			
Rise Time	$t_r$ $V_{DD}=25 \text{ V}, R_L=25 \Omega, I_D=1 \text{ A},$			5		nS	
Turn-Off Delay Time	td(off)	$V_{GEN} = 10 V$		23			
Fall-Time	$t_{\mathrm{f}}$			3			

#### Notes

- a. Pulse test:  $PW \le 300us duty cycle \le 2\%$ .
- b. Guaranteed by design, not subject to production testing.

Analog Power (APL) reserves the right to make changes without further notice to any products herein. APL makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does APL assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in APL data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. APL does not convey any license under its patent rights nor the rights of others. APL products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the APL product could create a situation where personal injury or death may occur. Should Buyer purchase or use APL products for any such unintended or unauthorized application, Buyer shall indemnify and hold APL and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that APL was negligent regarding the design or manufacture of the part. APL is an Equal Opportunity/Affirmative Action Employer.

## Typical Electrical Characteristics (N-Channel)




Figure 1. On-Region Characteristics




Figure 3. On-Resistance Variation with Temperature

T<sub>J</sub> Juncation Temperature (C)




Figure 5. Transfer Characteristics




Figure 2. On-Resistance with Drain Current




Figure 4. On-Resistance Variation with Gate to Source Voltage




Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature

## Typical Electrical Characteristics (N-Channel)




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance Characteristics




Figure 9. Threshold Vs Ambient Temperature






Figure 10. Single Pulse Maximum Power Dissipation



Square Wave Pulse Duration (S)

# Package Information



DIM.	MILLIMETERS				
יעודת	MIN	NDM	MAX		
Α	0.935	0.95	1.10		
A1	0.01	-	0.10		
A2	0.85	0.90	0.925		
Ф	0.30	0.40	0.50		
u	0.10	0.15	0.25		
D	2.70	2.90	3.10		
П	2.60	2.80	3.00		
E1	1.40	1.60	1.80		
6	0.95 BSC				
el	1.90 BSC				
L	0.30	0.40	0.60		
L1	0.60REF				
LZ	0.25BSC				
R	0.10				
θ	Q*	4*	8*		
81	7*N□M				

