Analog Power


These miniature surface mount MOSFETs utilize a high cell density trench process to provide low $r_{DS(on)}$ and to ensure minimal power loss and heat dissipation. Typical applications are DC-DC converters and power management in portable and battery-powered products such as computers, printers, PCMCIA cards, cellular and cordless telephones.

- Low r_{DS(on)} provides higher efficiency and extends battery life
- Low thermal impedance copper leadframe SC70-6 saves board space
- Fast switching speed
- High performance trench technology

PRODUCT SUMMARY					
V _{DS} (V)	$\mathbf{r}_{\mathrm{DS(on)}}\left(\Omega ight)$	I _D (A)			
20	$0.09 @ V_{GS} = 4.5V$	1.5			
30	$0.18 @ V_{GS} = 2.5V$	1.1			
-30	$0.21 @ V_{GS} = -4.5V$	-1.0			
	$0.29 @ V_{GS} = -2.5V$	-0.9			

4





AM1535CE





٦

ABSOLUTE MAXIMUM RATINGS (T _A = 25 °C UNLESS OTHERWISE NOTED)									
Parameter			Symb	ool	N-Chan	nel	P-Channe	l Units	
Drain-Source Voltage	√oltage		V _{DS}		30		-30	v	
Gate-Source Voltage			V _{GS}		8		-8	v	
	$T_A=25^{\circ}C$		т		1.5		1		
Continuous Drain Current ^a		$T_{A}=25^{\circ}C$ $T_{A}=70^{\circ}C$	ID		1.3		0.8	А	
Pulsed Drain Current ^b			I _{DM} 0.7		-1.2				
Continuous Source Current (Diode Cor	nduc	ction) ^a	Is		0.25		-0.25	А	
		$\frac{T_{A}=25^{\circ}C}{T_{A}=70^{\circ}C}P_{D}$			0.3		0.3	w	
Power Dissipation ^a			PD		0.21		0.21	v	
Operating Junction and Storage Tempe	erati	ire Range	T _J , T	T _{stg} -55 to 150			°C		
THERMAL RESISTANCE RATINGS									
Parameter				S	ymbol	Μ	aximum	Units	
		t <= 5 s	ec		D		415	⁰ 0 MU	

Notes

Surface Mounted on 1" x 1" FR4 Board. a.

Maximum Junction-to-Ambient^a

b. Pulse width limited by maximum junction temperature

Steady-State

R_{THJA}

460

°C/W

Analog Power

AM1535CE

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit		
		Static						
Gate-Source Threshold Voltage	V	$V_{DS} = V_{GS}, I_{D} = 250 \text{ uA}$ (N-ch)	0.3			V		
Gale-Source mieshold voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_{D} = -250 \text{ uA}$ (P-ch)	-0.3			V		
Gate-Body Leakage	I _{GSS}	$V_{DS} = 0 V$, $V_{GS} = \pm 8 V$			±10	uA		
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = 8 V, V_{GS} = 0 V$ (N-ch)			1	uA		
Zelo date Voltage Blain ourient	USS	$V_{DS} = -8 V, V_{GS} = 0 V$ (P-ch)			-1			
On-State Drain Current	I _{D (on)}	$V_{DS} = 5 \text{ V}, V_{GS} = 4.5 \text{ V}$ (N-ch)	1.5			Α		
	U (on)	$V_{DS} = -5 V, V_{GS} = -4.5 V$ (P-ch)	-1.5			Α		
		$V_{GS} = 4.5 \text{ V}, \text{ I}_{D} = 1.2 \text{ A}$ (N-ch)			90	mΩ		
Drain-Source On-Resistance	r _{DS(on)}	$V_{GS} = 2.5 \text{ V}, I_D = 0.96 \text{ A}$ (N-ch)			180	11132		
		$V_{GS} = -4.5 \text{ V}, \text{ I}_{D} = -0.8 \text{ A}$ (P-ch)		210	mΩ			
		$V_{GS} = -4.5 \text{ V}, I_D = -0.64 \text{ A}$ (P-ch)			290			
Forward Transconductance	9 _{fs}	$V_{DS} = 10 \text{ V}, I_D = 1.2 \text{ A}$ (N-ch)		3		S		
	915	$V_{DS} = -10 \text{ V}, \text{ I}_{D} = -0.8 \text{ A}$ (P-ch)		5		S		
Diode Forward Voltage	V _{SD}	$I_{\rm S} = 0.2 \text{ A}, V_{\rm GS} = 0 \text{ V}$ (N-ch)		0.65		V		
	• 50	$I_{\rm S}$ = -1.2 A, $V_{\rm GS}$ = 0 V (P-ch)		-0.66		V		
		Dynamic						
Total Gate Charge	Qg	N - Channel		5				
Gate-Source Charge	Q _{gs}	$V_{DS} = 10 \text{ V}, \text{ V}_{GS} = 4.5 \text{ V}, \text{ I}_{D} = 1.2 \text{ A}$		0.3		nC		
Gate-Drain Charge	Q _{gd}			0.7				
Turn-On Delay Time	t _{d(on)}	N - Channel		8				
Rise Time	t _r	$V_{DD} = 10 \text{ V}, \text{ R}_{L} = 8.3 \Omega,$		13		ns		
urn-Off Delay Time t _{d(of f)}		$I_{\rm D} = 1.2 {\rm A},$		25				
Fall Time	t _f	V_{GEN} = 4.5 V, R_{GEN} = 6 Ω		8				
Input Capacitance	C _{iss}	N - Channel		73		pF		
Output Capacitance	Coss	V _{DS} = 15 V, V _{GS} = 0 V, f = 1 MHz		25				
Reverse Transfer Capacitance	C _{rss}	20 20 2		20				
Total Gate Charge	Qg	P - Channel		4				
Gate-Source Charge	Q _{gs}	$V_{DS} = -10 \text{ V}, \text{ V}_{GS} = 4.5 \text{ V}, \text{ I}_{D} = -0.8 \text{ A}$		0.5		nC		
Gate-Drain Charge	Q _{gd}			0.9				
Turn-On Delay Time	t _{d(on)}	P - Channel		8				
Rise Time	tr	$V_{DD} = -10 \text{ V}, \text{ R}_{L} = 12.5 \Omega,$		10		ns		
Turn-Off Delay Time	t _{d(off)}	$I_{\rm D} = -0.8 {\rm A},$		28				
Fall Time	t _f	V_{GEN} = -4.5 V, R_{GEN} = 6 Ω		13				
Input Capacitance	C _{iss}	P - Channel		120				
Output Capacitance	Coss	$V_{DS} = -15 \text{ V}, \text{ V}_{GS} = 0 \text{ V}, \text{ f} = 1 \text{ MHz}$		28		pF		
Reverse Transfer Capacitance	C _{rss}			25				

Notes

a. Pulse test: $PW \le 300$ us duty cycle $\le 2\%$.

b. Guaranteed by design, not subject to production testing.


Analog Power (APL) reserves the right to make changes without further notice to any products herein. APL makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does APL assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in APL data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. APL does not convey any license under its patent rights nor the rights of others. APL products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the APL product could create a situation where personal injury or death may occur. Should Buyer purchase or use APL products for any such unintended or unauthorized application, Buyer shall indemnify and hold APL and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that APL was negligent regarding the design or manufacture of the part. APL is an Equal Opportunity/Affirmative Action Employer.

(C)

Publication Order Number: DS-AM1535CE_A

Package Information

SC-70: 6LEAD



DIM.	MIL	LIMETE	IRS	INCHES				
DIM'	MIN	NDM	MAX	MIN	NDM	MAX		
Α	0.900	0.95	1.10	0.035	0.037	0.043		
A1	0.00		0.10	0.000		0.004		
- A2	0.70	0.90	1.00	0.028	0.035	0.039		
b	0.15	0.22	0,30	0.006	0.016	0.012		
C	0.08	0.127	0.20	0.003	0.005	0.008		
D	ĉ	2.10 BS	C	0.	C D			
E	â	2.30 BS	С	0.091 BSC				
E1	1.30 BSC			0.051 BSC				
e	0	.65 BS	С	0.026 BSC				
e1	1	1.30 BSC			0.051 BSC			
L	0.26	0,40	0.46	0.010	0.015	0.018		
L2	0.254BSC			0.010BSC				
R	0.10			0.004				
θ	0?	4?	87	0?	4?	8?		
01		7?NDM		7?NOM				

